Skip to main content
  • Log in
  • Manage Cookies
EclipseCon - Eclipse Foundation
  • Conference
    • Program Schedule
    • Program List
    • Registration
  • Features
    • Community Day
    • Hacker Day
    • Dinner Meetups
    • OSGi Summit
    • Keynotes
  • Community
    • Code of Conduct
    • Health & Safety at EclipseCon
    • Community Resources
    • 2022 Speakers
    • Information for Speakers
  • Sponsors
    • Be a Sponsor
    • Information for Exhibitors
    • Our Sponsors
    • Sponsor Testimonials
  • Venue
    • Conference Venue
    • Hotels
    • Ludwigsburg
  • About Us
    • EclipseCon 2022
    • Program Committee
    • The Eclipse Foundation
    • Past Conferences
    • Other Events
  1. Home
  2. EclipseCon
  3. EclipseCon 2022
  4. Sessions
  5. Intel Pathfinder for RISC-V & OpenHW CORE-V CVA6 Open-Source Core

Intel Pathfinder for RISC-V & OpenHW CORE-V CVA6 Open-Source Core

Session details
Status: 
Proposed
Speaker(s): 
Massimiliano Giacometti (OpenHW Group)
Dalon Westergreen (Intel Corporation)
Experience level: 
Intermediate
Session Track: 
The Open Source Way
Session Type: 
Standard

Designing an SoC is a complex activity which requires a broad range of competences, from computer architecture to low level software development, from system prototyping to operating system.  The open-source hardware community has many projects underway with a goal to simplify the whole SoC design and development process by providing high-quality tools, which help automating the workflow, as well as high-quality IP, which helps ensure the SoC design is reliable and efficient.  

A great example of such efforts is the recent announcement of Intel Pathfinder for RISC-V, a pre-silicon development environment that supports a broad range of RISC-V cores, such as the OpenHW CORE-V Family, a growing set of complementary IP’s, multiple operating systems, and leading toolchains, all of which are unified within a common IDE and a common set of FPGA platforms. 

This presentation provides an overview of the OpenHW CORE-V CVA6 64bit core, Intel Pathfinder for RISC-V and will demonstrate how to easily build a Linux capable and feature-rich SoC leveraging this development flow and open-source RISC-V cores.

 

Objective of the presentation: 
Provide an overview of Intel Pathfinder for RISC-V as well as Open hw CVA6 CPU, and show how to leverage on them to easily building complex SoC prototypes
Attendee pre-requisites - If none, enter "N/A": 
N/A
  • Sign in to post comments.

Elite

  • Huawei
  • IBM

Premium

  • Red Hat
  • Eurotech
  • Yatta Solutions GmbH

Basic

  • EclipseSource
  • Mercedes-Benz Tech Innovation
  • Bosch IO GmbH
  • TypeFox GmbH
  • ARCAD Software
  • Obeo
  • SCANOSS
  • SSI Schaefer IT Solutions GmbH

Media

  • GermanTechJobs

Become a Sponsor

Eclipse Foundation

  • About Us
  • Contact Us
  • Sponsor
  • Members
  • Governance
  • Code of Conduct
  • Logo and Artwork
  • Board of Directors
  • Careers

Legal

  • Privacy Policy
  • Terms of Use
  • Copyright Agent
  • Eclipse Public License
  • Legal Resources

Useful Links

  • Report a Bug
  • Documentation
  • How to Contribute
  • Mailing Lists
  • Forums
  • Marketplace
EclipseCon is brought to you by The Eclipse Foundation with the support of our sponsors.
Powered by Drupal and built on COD.

Copyright © Eclipse Foundation. All Rights Reserved.

Back to the top